Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.
Role Overview
Astera Labs is establishing a strategic R&D center in Israel to drive the development of complex semiconductor chips that solve the critical 'data bottlenecks' enabling the future of AI at scale. As we expand our presence in Israel, we're seeking a visionary Formal Verification Manager to help build our local engineering powerhouse from the ground up. This is a unique opportunity to take on meaningful product ownership in a new site, defining the formal verification strategy for chips that power the world's largest AI clusters.
As the Formal Verification Manager, you will be a foundational member of our Israel R&D center. You won’t just execute tasks; you will define the Formal verification strategy for chips that drive the world’s largest AI clusters. You will lead the formal verification activities, prove the correctness of complex designs and ensure they meet the specification.
Key Responsibilities
- Build and mentor a high-performing Formal-Verification team, owning the FV activities of our R&D center
- Define the formal-verification methodologies and strategies to prove correctness of designs
- Work closely with the Architecture, Design, and DV teams to identify the verification needs and the design requirements
- Guide engineers in creating formal environments, analyze complex designs and apply advanced formal techniques
- Own and develop formal verification environments from scratch to sign-off
- Analyze verification results, identify bugs, and collaborate with designers to resolve issues
- Develop generic common formal functions to be reused
Basic Qualifications
- Bachelor's degree in Electrical Engineering or related technical field
- 7+ years of hands-on experience in Formal Verification at semiconductor companies
- Deep expertise in formal verification methodologies, tools, and flows
- Proven experience leading teams or projects with excellent communication skills and a "can-do" approach
- Strong understanding of RTL design and verification principles
- Experience with industry-standard formal verification tools (Jasper, VC Formal, or similar)
Preferred Qualifications
- Managerial experience in chip design or verification domain
- Experience with SystemVerilog UVM-based design verification
- Knowledge of networking standards (Ethernet, NVLink, UALink, PCIe)
- Background in high-speed serial interface verification
We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.